CMOS inverter constructions

ABSTRACT

Thin film transistor based three-dimensional CMOS inverters utilizing a common gate bridged between a PFET device and an NFET device. One or both of the NFET and PFET devices can have an active region extending into both a strained crystalline lattice and a relaxed crystalline lattice. The relaxed crystalline lattice can comprise appropriately-doped silicon/germanium. The strained crystalline lattice can comprise, for example, appropriately doped silicon, or appropriately-doped silicon/germanium. The CMOS inverter can be part of an SOI construction formed over a conventional substrate (such as a monocrystalline silicon wafer) or a non-conventional substrate (such as one or more of glass, aluminum oxide, silicon dioxide, metal and plastic).

TECHNICAL FIELD

The invention pertains to complementary metal oxide semiconductor (CMOS) inverter constructions, such as, for example, inverter constructions comprising semiconductor-on-insulator (SOI) thin film transistor devices. In exemplary aspects the invention pertains to computer systems utilizing CMOS inverter constructions.

BACKGROUND OF THE INVENTION

SOI technology differs from traditional bulk semiconductor technologies in that the active semiconductor material of SOI technologies is typically much thinner than that utilized in bulk technologies. The active semiconductor material of SOI technologies will typically be formed as a thin film over an insulating material (typically oxide), with exemplary thicknesses of the semiconductor film being less than or equal to 2000Å. In contrast, bulk semiconductor material will typically have a thickness of at least about 200 microns. The thin semiconductor of SOI technology can allow higher performance and lower power consumption to be achieved in integrated circuits than can be achieved with similar circuits utilizing bulk materials.

An exemplary integrated circuit device that can be formed utilizing SOI technologies is a so-called thin film transistor (TFT), with the term “thin film” referring to the thin semiconductor film of the SOI construction. In particular aspects, the semiconductor material of the SOI construction can be silicon, and in such aspects the TFTs can be fabricated using recrystallized amorphous silicon or polycrystalline silicon. The silicon can be supported by an electrically insulative material (such as silicon dioxide), which in turn is supported by an appropriate substrate. Exemplary substrate materials include glass, bulk silicon and metal-oxides (such as, for example, Al₂O₃). If the semiconductor material comprises silicon, the term SOI is occasionally utilized to refer to a silicon-on-insulator construction, rather than the more general concept of a semiconductor-on-insulator construction. However, it is to be understood that in the context of this disclosure the term SOI refers to semiconductor-on-insulator constructions. Accordingly, the semiconductor material of an SOI construction referred to in the context of this disclosure can comprise other semiconductive materials in addition to, or alternatively to, silicon; including, for example, germanium.

A problem associated with conventional TFT constructions is that grain boundaries and defects can limit carrier mobilities. Accordingly, carrier mobilities are frequently nearly an order of magnitude lower than they would be in bulk semiconductor devices. High voltage (and therefore high power consumption), and large areas are utilized for the TFTs, and the TFTs exhibit limited performance. TFTs thus have limited commercial application and currently are utilized primarily for large area electronics.

Various efforts have been made to improve carrier mobility of TFTs. Some improvement is obtained for devices in which silicon is the semiconductor material by utilizing a thermal anneal for grain growth following silicon ion implantation and hydrogen passivation of grain boundaries (see, for example, Yamauchi, N. et al., “Drastically Improved Performance in Poly-Si TFTs with Channel Dimensions Comparable to Grain Size”, IEDM Tech. Digest, 1989, pp. 353-356). Improvements have also been made in devices in which a combination of silicon and germanium is the semiconductor material by optimizing the germanium and hydrogen content of silicon/germanium films (see, for example, King, T. J. et al, “A Low-Temperature (<=550° C.) Silicon-Germanium MOS TFT Technology for Large-Area Electronics”, IEDM Tech. Digest, 1991, pp. 567-570).

Investigations have shown that nucleation, direction of solidification, and grain growth of silicon crystals can be controlled selectively and preferentially by excimer laser annealing, as well as by lateral scanning continuous wave laser irradiation/anneal for recrystallization (see, for example, Kuriyama, H. et al., “High Mobility Poly-Si TFT by a New Excimer Laser Annealing Method for Large Area Electronics”, IEDM Tech. Digest, 1991, pp. 563-566; Jeon, J. H. et al., “A New Poly-Si TFT with Selectively Doped Channel Fabricated by Novel Excimer Laser Annealing”, IEDM Tech. Digest, 2000, pp. 213-216; Kim, C. H. et al., “A New High-Performance Poly-Si TFT by Simple Excimer Laser Annealing on Selectively Floating a Si Layer”, IEDM Tech. Digest, 2001, pp. 753-756; Hara, A. et al, “Selective Single-Crystalline-Silicon Growth at the Pre-Defined Active Regions of TFTs on a Glass by a Scanning CW Layer Irradiation”, IEDM Tech. Digest, 2000, pp. 209-212; and Hara, A. et al., “High Performance Poly-Si TFTs on a Glass by a Stable Scanning CW Laser Lateral Crystallization”, IEDM Tech. Digest, 2001, pp. 747-750). Such techniques have allowed relatively defect-free large crystals to be grown, with resulting TFTs shown to exhibit carrier mobility over 300 cm²/V-second.

Another technique which has shown promise for improving carrier mobility is metal-induced lateral recrystallization (MILC), which can be utilized in conjunction with an appropriate high temperature anneal (see, for example, Jagar, S. et al., “Single Grain TFT with SOI CMOS Performance Formed by Metal-Induced-Lateral-Crystallization”, IEDM Tech. Digest, 1999, p. 293-296; and Gu, J. et al., “High Performance Sub-100 nm Si TFT by Pattern-Controlled Crystallization of Thin Channel Layer and High Temperature Annealing”, DRC Conference Digest, 2002, pp. 49-50). A suitable post-recrystallization anneal for improving the film quality within silicon recrystallized by MILC is accomplished by exposing recrystallized material to a temperature of from about 850° C. to about 900° C. under an inert ambient (with a suitable ambient comprising, for example, N₂). MILC can allow nearly single crystal silicon grains to be formed in predefined amorphous-silicon islands for device channel regions. Nickel-induced-lateral-recrystallization can allow device properties to approach those of single crystal silicon.

The carrier mobility of a transistor channel region can be significantly enhanced if the channel region is made of a semiconductor material having a strained crystalline lattice (such as, for example, a silicon/germanium material having a strained lattice, or a silicon material having a strained lattice) formed over a semiconductor material having a relaxed lattice (such as, for example, a silicon/germanium material having a relaxed crystalline lattice). (See, for example, Rim, K. et al., “Strained Si NMOSFETs for High Performance CMOS Technology”, VLSI Tech. Digest, 2001, p. 59-60; Cheng, Z. et al., “SiGe-On-Insulator (SGOI) Substrate Preparation and MOSFET Fabrication for Electron Mobility Evaluation” 2001 IEEE SOI Conference Digest, Oct. 2001, pp. 13-14; Huang, L. J. et al., “Carrier Mobility Enhancement in Strained Si-on-Insulator Fabricated by Wafer Bonding”, VLSI Tech. Digest, 2001, pp. 57-58; and Mizuno, T. et al., “High Performance CMOS Operation of Strained-SOI MOSFETs Using Thin Film SiGe-on-Insulator Substrate”, VLSI Tech. Digest, 2002, p. 106-107.)

The terms “relaxed crystalline lattice” and “strained crystalline lattice” are utilized to refer to crystalline lattices which are within a defined lattice configuration for the semiconductor material, or perturbed from the defined lattice configuration, respectively. In applications in which the relaxed lattice material comprises silicon/germanium having a germanium concentration of from 10% to 60%, mobility enhancements of 110% for electrons and 60-80% for holes can be accomplished by utilizing a strained lattice material in combination with the relaxed lattice material (see for example, Rim, K. et al., “Characteristics and Device Design of Sub-100 nm Strained SiN and PMOSFETs”, VLSI Tech. Digest, 2002, 00. 98-99; and Huang, L. J. et al., “Carrier Mobility Enhancement in Strained Si-on-Insulator Fabricated by Wafer Bonding”, VLSI Tech. Digest, 2001, pp. 57-58).

Performance enhancements of standard field effect transistor devices are becoming limited with progressive lithographic scaling in conventional applications. Accordingly, strained-lattice-channeled-field effect transistors on relaxed silicon/germanium offers an opportunity to enhance device performance beyond that achieved through conventional lithographic scaling. IBM recently announced the world's fastest communications chip following the approach of utilizing a strained crystalline lattice over a relaxed crystalline lattice (see, for example, “IBM Builds World's Fastest Communications Microchip”, Reuters U.S. Company News, Feb. 25, 2002; and Markoff, J., “IBM Circuits are Now Faster and Reduce Use of Power”, The New York Times, Feb. 25, 2002).

Although various techniques have been developed for substantially controlling nucleation and grain growth processes of semiconductor materials, grain orientation control is lacking. Further, the post-anneal treatment utilized in conjunction with MILC can be unsuitable in applications in which a low thermal budget is desired. Among the advantages of the invention described below is that such can allow substantial control of crystal grain orientation within a semiconductor material, while lowering thermal budget requirements relative to conventional methods. Additionally, the quality of the grown crystal formed from a semiconductor material can be improved relative to that of conventional methods.

Field effect transistor devices can be utilized in logic circuitry. For instance, field effect transistor devices can be incorporated into CMOS inverters. FIG. 1 shows a schematic diagram of a basic CMOS inverter 2. The inverter utilizes an NFET 4 and a PFET 6 to invert an input signal (I) into an output signal (O). In other words, when the input is at a logic 1 level, the output will be at a logic 0 level; and when the input is at a logic 0 level, the output will be at a logic 1 level. The inverter is shown comprising a connection 5 between a source/drain of the NFET 4 and a semiconductor body of the NFET, and also a connection 7 between a source/drain of the PFET and a semiconductor body of the PFET.

Inverters are a common component of semiconductor circuitry. A continuing goal in fabrication of semiconductor circuitry is to increase a density of the circuitry. Accordingly, there is a continuing goal to reduce the footprint associated with inverter constructions, while maintaining desired performance characteristics of the inverter constructions.

SUMMARY OF THE INVENTION

The invention includes CMOS inverters in which a common gate is utilized for PFET and NFET devices. In particular aspects, one or both of the NFET and PFET devices can have an active region extending into both a strained crystalline lattice and a relaxed crystalline lattice. The relaxed crystalline lattice can comprise appropriately-doped silicon/germanium. The strained crystalline lattice can comprise, for example, appropriately doped silicon, or appropriately-doped silicon/germanium. The CMOS inverter can be part of an SOI construction formed over a conventional substrate (such as a monocrystalline silicon wafer) or a non-conventional substrate (such as one or more of glass, aluminum oxide, silicon dioxide, metal and plastic).

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a schematic diagram of a prior art inverter.

FIG. 2 is a diagrammatic, cross-sectional view of a fragment of a semiconductor construction shown at a preliminary stage of an exemplary process of the present invention

FIG. 3 is a view of the FIG. 2 wafer shown at a processing stage subsequent to that of FIG. 2.

FIG. 4 is a view of the FIG. 2 fragment shown at a processing stage subsequent to that of FIG. 3.

FIG. 5 is a view of the FIG. 2 fragment shown at a processing stage subsequent to that of FIG. 4.

FIG. 6 is a view of the FIG. 2 fragment shown at a processing stage subsequent to that of FIG. 5.

FIG. 7 is a view of the FIG. 2 fragment shown at a processing stage subsequent to that of FIG. 6.

FIG. 8 is an expanded region of the FIG. 7 fragment shown at a processing stage subsequent to that of FIG. 7 in accordance with an exemplary embodiment of the present invention.

FIG. 9 is a view of the FIG. 8 fragment shown at a processing stage subsequent to that of FIG. 8.

FIG. 10 is a view of an expanded region of FIG. 7 shown at a processing stage subsequent to that of FIG. 7 in accordance with an alternative embodiment relative to that of FIG. 8.

FIG. 11 is a diagrammatic, cross-sectional view of a semiconductor fragment illustrating an exemplary CMOS inverter construction in accordance with an aspect of the present invention.

FIG. 12 is a diagrammatic, cross-sectional view of a semiconductor fragment illustrating another exemplary CMOS inverter construction.

FIG. 13 is a diagrammatic view of a computer illustrating an exemplary application of the present invention.

FIG. 14 is a block diagram showing particular features of the motherboard of the FIG. 13 computer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

An exemplary method of forming an SOI construction in accordance with an aspect of the present invention is described with reference to FIGS. 2-7.

Referring initially to FIG. 2, a fragment of a semiconductor construction 10 is illustrated at a preliminary processing stage. To aid in interpretation of the claims that follow, the terms “semiconductive substrate” and “semiconductor substrate” are defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Construction 10 comprises a base (or substrate) 12 and an insulator layer 14 over the base. Base 12 can comprise, for example, one or more of glass, aluminum oxide, silicon dioxide, metal and plastic. Additionally, and/or alternatively, base 12 can comprise a semiconductor material, such as, for example, a silicon wafer.

Layer 14 comprises an electrically insulative material, and in particular applications can comprise, consist essentially of, or consist of silicon dioxide. In the shown construction, insulator layer 14 is in physical contact with base 12. It is to be understood, however, that there can be intervening materials and layers provided between base 12 and layer 14 in other aspects of the invention (not shown). For example, a chemically passive thermally stable material, such as silicon nitride (Si₃N₄), can be incorporated between base 12 and layer 14. Layer 14 can have a thickness of, for example, from about 200 nanometers to about 500 nanometers, and can be referred to as a buffer layer.

Layer 14 preferably has a planarized upper surface. The planarized upper surface can be formed by, for example, chemical-mechanical polishing.

A layer 16 of semiconductive material is provided over insulator layer 14. In the shown embodiment, semiconductive material layer 16 is formed in physical contact with insulator 14. Layer 16 can have a thickness of, for example, from about 5 nanometers to about 10 nanometers. Layer 16 can, for example, comprise, consist essentially of, or consist of either doped or undoped silicon. If layer 16 comprises, consists essentially of, or consists of doped silicon, the dopant concentration can be from about 10¹⁴ atoms/cm³ to about 10²⁰ atoms/cm³. The dopant can be either n-type or p-type, or a combination of n-type and p-type.

The silicon utilized in layer 16 can be either polycrystalline silicon or amorphous silicon at the processing stage of FIG. 2. It can be advantageous to utilize amorphous silicon in that it is typically easier to deposit a uniform layer of amorphous silicon than to deposit a uniform layer of polycrystalline silicon.

Referring to FIG. 3, material 16 is patterned into a plurality of discrete islands (or blocks) 18. Such can be accomplished utilizing, for example, photoresist (not shown) and photolithographic processing, together with an appropriate etch of material 16.

A capping layer 20 is provided over islands 18 and over portions of layer 14 exposed between the islands. Layer 20 can, for example, comprise, consist essentially of, or consist of one or both of silicon dioxide and silicon. Layer 20 can also comprise multiple layers of silicon dioxide, stress-free silicon oxynitride, and silicon.

After formation of capping layer 20, small voids (nanovoids) and small crystals are formed in the islands 18. The formation of the voids and crystals can be accomplished by ion implanting helium 22 into material 16 and subsequently exposing material 16 to laser-emitted electromagnetic radiation. The helium can aid in formation of the nanovoids; and the nanovoids can in turn aid in crystallization and stress relief within the material 16 during exposure to the electromagnetic radiation. The helium can thus allow crystallization to occur at lower thermal budgets than can be achieved without the helium implantation. The helium is preferably implanted selectively into islands 18 and not into regions between the islands. The exposure of construction 10 to electromagnetic radiation can comprise subjecting the construction to scanned continuous wave laser irradiation while the construction is held at an appropriate elevated temperature (typically from about 300° C. to about 450° C.). The exposure to the electromagnetic radiation can complete formation of single crystal seeds within islands 18. The laser irradiation is scanned along an axis 24 in the exemplary shown embodiment.

The capping layer 20 discussed previously is optional, but can beneficially assist in retaining helium within islands 18 and/or preventing undesirable impurity contamination during the treatment with the laser irradiation.

Referring to FIG. 4, islands 18 are illustrated after voids have been formed therein. Additionally, small crystals (not shown) have also been formed within islands 18 as discussed above.

Capping layer 20 (FIG. 3) is removed, and subsequently a layer 26 of semiconductive material is formed over islands 18. Layer 26 can comprise, consist essentially of, or consist of silicon and germanium; or alternatively can comprise, consist essentially of, or consist of doped silicon/germanium. The germanium concentration within layer 26 can be, for example, from about 10 atomic percent to about 60 atomic percent. In the shown embodiment, layer 26 physically contacts islands 18, and also physically contacts insulator layer 14 in gaps between the islands. Layer 26 can be formed to a thickness of, for example, from about 50 nanometers to about 100 nanometers, and can be formed utilizing a suitable deposition method, such as, for example, plasma-assisted chemical vapor deposition.

A capping layer 28 is formed over semiconductor layer 26. Capping layer 28 can comprise, for example, silicon dioxide. Alternatively, capping layer 28 can comprise, for example, a combination of silicon dioxide and stress-free silicon oxynitride. Capping layer 28 can protect a surface of layer 26 from particles and contaminants that could otherwise fall on layer 26. If the processing of construction 10 occurs in an environment in which particle formation and/or incorporation of contaminants is unlikely (for example, an ultrahigh vacuum environment), layer 28 can be eliminated from the process. Layer 28 is utilized in the patterning of a metal (discussed below). If layer 28 is eliminated from the process, other methods besides those discussed specifically herein can be utilized for patterning the metal.

Referring to FIG. 5, openings 30 are extended through capping layer 28 and to an upper surface of semiconductive material 26. Openings 30 can be formed by, for example, photolithographic processing to pattern a layer of photoresist (not shown) into a mask, followed by a suitable etch of layer 28 and subsequent removal of the photoresist mask.

A layer 32 of metal-containing material is provided within openings 30, and in physical contact with an upper surface of semiconductive material 26. Layer 32 can have a thickness of, for example, less than or equal to about 10 nanometers. The material of layer 32 can comprise, consist essentially of, or consist of, for example, nickel. Layer 32 can be formed by, for example, physical vapor deposition. Layer 32 can be formed to be within openings 30 and not over material 28 (as is illustrated in FIG. 5) by utilizing deposition conditions which selectively form metal-containing layer 32 on a surface of material 26 relative to a surface of material 28. Alternatively, material 32 can be deposited by a substantially non-selective process to form the material 32 over the surface of material 28 as well as over the surface of material 26 within openings 30, and subsequently material 32 can be selectively removed from over surfaces of material 28 while remaining within openings 30. Such selective removal can be accomplished by, for example, chemical-mechanical polishing, and/or by forming a photoresist mask (not shown) over the material 32 within openings 30, while leaving other portions of material 32 exposed, and subsequently removing such other portions to leave only the segments of material 32 within openings 30. The photoresist mask can then be removed.

Oxygen 34 is ion implanted through layers 26 and 28, and into layer 16 to oxidize the material of layer 16. For instance, if layer 16 consists of silicon, the oxygen can convert the silicon to silicon dioxide. Such swells the material of layer 16, and accordingly fills the nanovoids that had been formed earlier. The oxygen preferably only partially oxidizes layer 16, with the oxidation being sufficient to fill all, or at least substantially all, of the nanovoids; but leaving at least some of the seed crystals within layer 16 that had been formed with the laser irradiation discussed previously. In some aspects, the oxidation can convert a lower portion of material 16 to silicon dioxide while leaving an upper portion of material 16 as non-oxidized silicon.

The oxygen ion utilized as implant 34 can comprise, for example, oxygen (O₂) or ozone (O₃). The oxygen ion implant can occur before or after formation of openings 30 and provision of metal-containing layer 32.

Construction 10 is exposed to continuous wave laser irradiation while being held at an appropriate temperature (which can be, for example, from about 300° C. to about 450° C.; or in particular applications can be greater than or equal to 550° C.) to cause transformation of at least some of layer 26 to a crystalline form. The exposure to the laser irradiation comprises exposing the material of construction 10 to laser-emitted electromagnetic radiation scanned along a shown axis 36. Preferably, the axis 36 along which the laser irradiation is scanned is the same axis that was utilized for scanning of laser irradiation in the processing stage of FIG. 3.

The crystallization of material 26 (which can also be referred to as a recrystallization of the material) is induced utilizing metal-containing layer 32, and accordingly corresponds to an application of MILC. The MILC transforms material 26 to a crystalline form and the seed layer provides the crystallographic orientation while undergoing partial oxidation.

The crystal orientation within crystallized layer 26 can originate from the crystals initially formed in islands 18. Accordingly, crystal orientations formed within layer 26 can be controlled through control of the crystal orientations formed within the semiconductive material 16 of islands 18.

The oxidation of part of material 16 which was described previously can occur simultaneously with the MILC arising from continuous wave laser irradiation. Partial oxidation of seed layer 16 facilitates: (1) Ge enrichment into Si—Ge layer 26 (which improves carrier mobility); (2) stress-relief of Si—Ge layer 26; and (3) enhancement of recrystallization of Si—Ge layer 26. The crystallization of material 26 can be followed by an anneal of material 26 at a temperature of, for example, about 900° C. for a time of about 30 minutes, or by an appropriate rapid thermal anneal, to further ensure relaxed, defect-free crystallization of material 26.

FIG. 6 shows construction 10 after the processing described above with reference to FIG. 5. Specifically, the voids that had been in material 16 are absent due to the oxidation of material 16. Also, semiconductive material 26 has been transformed into a crystalline material (illustrated diagrammatically by the cross-hatching of material 26 in FIG. 6). Crystalline material 26 can consist of a single large crystal, and accordingly can be monocrystalline. Alternatively, crystalline material 26 can be polycrystalline. If crystalline material 26 is polycrystalline, the crystals of the material will preferably be equal in size or larger than the blocks 18. In particular aspects, each crystal of the polycrystalline material can be about as large as one of the shown islands 18. Accordingly, the islands can be associated in a one-to-one correspondence with crystals of the polycrystalline material.

The shown metal layers 32 are effectively in a one-to-one relationship with islands 18, and such one-to-one correspondence of crystals to islands can occur during the MILC. Specifically, single crystals can be generated relative to each of islands 18 during the MILC process described with reference to FIG. 5. It is also noted, however, that although the metal layers 32 are shown in a one-to-one relationship with the islands in the cross-sectional views of FIGS. 5 and 6, the construction 10 comprising the shown fragment should be understood to extend three dimensionally. Accordingly, the islands 18 and metal layers 32 can extend in directions corresponding to locations into and out of the page relative to the shown cross-sectional view. There can be regions of the construction which are not shown where a metal layer overlaps with additional islands besides the shown islands.

Referring to FIG. 7, layers 28 and 32 (FIG. 6) are removed, and subsequently a layer 40 of crystalline semiconductive material is formed over layer 26. In typical applications, layer 26 will have a relaxed crystalline lattice and layer 40 will have a strained crystalline lattice. As discussed previously, layer 26 will typically comprise both silicon and germanium, with the germanium being present to a concentration of from about 10 atomic percent to about 60 atomic percent. Layer 40 can comprise, consist essentially of, or consist of either doped or undoped silicon; or alternatively can comprise, consist essentially of, or consist of either doped or undoped silicon/germanium. If layer 40 comprises silicon/germanium, the germanium content can be from about 10 atomic percent to about 60 atomic percent.

Strained lattice layer 40 can be formed by utilizing methods similar to those described in, for example, Huang, L. J. et al., “Carrier Mobility Enhancement in Strained Si-on-Insulator Fabricated by Wafer Bonding”, VLSI Tech. Digest, 2001, pp. 57-58; and Cheng, Z. et al., “SiGe-On-Insulator (SGOI) Substrate Preparation and MOSFET Fabrication for Electron Mobility Evaluation” 2001 IEEE SOI Conference Digest, Oct. 2001, pp. 13-14.

Strained lattice layer 40 can be large polycrystalline or monocrystalline. If strained lattice layer 40 is polycrystalline, the crystals of layer 40 can be large and in a one-to-one relationship with the large crystals of a polycrystalline relaxed crystalline layer 26. Strained lattice layer 40 is preferably monocrystalline over the individual blocks 18.

The strained crystalline lattice of layer 40 can improve mobility of carriers relative to the material 26 having a relaxed crystalline lattice. However, it is to be understood that layer 40 is optional in various aspects of the invention.

Each of islands 18 can be considered to be associated with a separate active region 42, 44 and 46. The active regions can be separated from one another by insulative material subsequently formed through layers 26 and 40 (not shown). For instance, a trenched isolation region can be formed through layers 26 and 40 by initially forming a trench extending through layers 26 and 40 to insulative material 14, and subsequently filling the trench with an appropriate insulative material such as, for example, silicon dioxide.

As discussed previously, crystalline material 26 can be a single crystal extending across an entirety of the construction 10 comprising the shown fragment, and accordingly extending across all of the shown active regions. Alternatively, crystalline material 26 can be polycrystalline. If crystalline material 26 is polycrystalline, the single crystals of the polycrystalline material will preferably be large enough so that only one single crystal extends across a given active region. In other words, active region 42 will preferably comprise a single crystal of material 26, active region 44 will comprise a single crystal of the material, and active region 46 will comprise a single crystal of the material, with the single crystals being separate and discrete relative to one another.

FIG. 8 shows an expanded view of active region 44 at a processing stage subsequent to that of FIG. 7, and specifically shows a transistor device 50 associated with active region 44 and supported by crystalline material 26.

Transistor device 50 comprises a dielectric material 52 formed over strained lattice 40, and a gate 54 formed over dielectric material 52. Dielectric material 52 typically comprises silicon dioxide, and gate 54 typically comprises a stack including an appropriate conductive material, such as, for example, conductively-doped silicon and/or metal.

A channel region 56 is beneath gate 54, and in the shown construction extends across strained crystalline lattice material 40. The channel region may also extend into relaxed crystalline lattice material 26 (as shown). Channel region 56 is doped with a p-type dopant.

Transistor construction 50 additionally comprises source/drain regions 58 which are separated from one another by channel region 56, and which are doped with n-type dopant to an n⁺ concentration (typically, a concentration of at least 10²¹ atoms/cm³). In the shown construction, source/drain regions 58 extend across strained lattice layer 40 and into relaxed lattice material 26. Although source/drain regions 58 are shown extending only partially through relaxed lattice layer 26, it is to be understood that the invention encompasses other embodiments (not shown) in which the source/drain regions extend all the way through relaxed material 26 and to material 16.

Channel region 56 and source/drain regions 58 can be formed by implanting the appropriate dopants into crystalline materials 26 and 40. The dopants can be activated by rapid thermal activation (RTA), which can aid in keeping the thermal budget low for fabrication of field effect transistor 50.

An active region of transistor device 50 extends across source/drain regions 58 and channel region 56. Preferably the portion of the active region within crystalline material 26 is associated with only one single crystal of material 26. Such can be accomplished by having material 26 be entirely monocrystalline. Alternatively, material 26 can be polycrystalline and comprise an individual single grain which accommodates the entire portion of the active region that is within material 26. The portion of strained lattice material 40 that is encompassed by the active region is preferably a single crystal, and can, in particular aspects, be considered an extension of the single crystal of the relaxed lattice material 26 of the active region.

Crystalline materials 40 and 26 can, together with any crystalline structures remaining in material 16, have a total thickness of less than or equal to about 2000Å. Accordingly the crystalline material can correspond to a thin film formed over an insulative material. The insulative material can be considered to be insulative layer 14 alone, or a combination of insulative layer 14 and oxidized portions of material 16.

The transistor structure 50 of FIG. 8 corresponds to an n-type field effect transistor (NFET), and in such construction it can be advantageous to have strained crystalline material 40 consist of a strained silicon material having appropriate dopants therein. The strained silicon material can improve mobility of electrons through channel region 56, which can improve performance of the NFET device relative to a device lacking the strained silicon lattice. Although it can be preferred that strained lattice material 40 comprise silicon in an NFET device, it is to be understood that the strained lattice can also comprise other semiconductive materials. A strained silicon lattice can be formed by various methods. For instance, strained silicon could be developed by various means and lattice 40 could be created by lattice mismatch with other materials or by geometric conformal lattice straining on another substrate (mechanical stress).

As mentioned above, strained lattice 40 can comprise other materials alternatively to, or additionally to, silicon. The strained lattice can, for example, comprise a combination of silicon and germanium. There can be advantages to utilizing the strained crystalline lattice comprising silicon and germanium relative to structures lacking any strained lattice. However, it is generally most preferable if the strained lattice consists of silicon alone (or doped silicon), rather than a combination of silicon and germanium for an NFET device.

A pair of sidewall spacers 60 are shown formed along sidewalls of gate 54, and an insulative mass 62 is shown extending over gate 54 and material 40. Conductive interconnects 63 and 64 extend through the insulative mass 62 to electrically connect with source/drain regions 58. Interconnects 63 and 64 can be utilized for electrically connecting transistor construction 50 with other circuitry external to transistor construction 50. Such other circuitry can include, for example, a bitline and a capacitor in applications in which construction 50 is incorporated into dynamic random access memory (DRAM).

FIG. 9 shows construction 10 at a processing stage subsequent to that of FIG. 8, and shows a capacitor structure 100 formed over and in electrical contact with conductive interconnect 64. The shown capacitor structure extends across gate 54 and interconnect 63.

Capacitor construction 100 comprises a first capacitor electrode 102, a second capacitor electrode 104, and a dielectric material 106 between capacitor electrodes 102 and 104. Capacitor electrodes 102 and 104 can comprise any appropriate conductive material, including, for example, conductively-doped silicon. In particular aspects, electrodes 102 and 104 will each comprise n-type doped silicon, such as, for example, polycrystalline silicon doped to a concentration of at least about 10²¹ atoms/cm³ with n-type dopant. In a particular aspect of the invention, electrode 102, conductive interconnect 64 and the source/drain region 58 electrically connected with interconnect 64 comprise, or consist of, n-type doped semiconductive material. Accordingly, n-type doped semiconductive material extends from the source/drain region, through the interconnect, and through the capacitor electrode.

Dielectric material 106 can comprise any suitable material, or combination of materials. Exemplary materials suitable for dielectric 106 are high dielectric constant materials including, for example, silicon nitride, aluminum oxide, TiO₂, Ta₂O₅, ZrO₂, etc.

The conductive interconnect 63 is in electrical connection with a bitline 108. Top capacitor electrode 104 is shown in electrical connection with an interconnect 110, which in turn connects with a reference voltage 112, which can, in particular aspects, be ground. The construction of FIG. 9 can be considered a DRAM cell, and such can be incorporated into a computer system as a memory device.

FIG. 10 shows construction 10 at a processing stage subsequent to that of FIG. 7 and alternative to that described previously with reference to FIG. 8. In referring to FIG. 10, similar numbering will be used as is used above in describing FIG. 8, where appropriate.

A transistor construction 70 is shown in FIG. 10, and such construction differs from the construction 50 described above with reference to FIG. 8 in that construction 70 is a p-type field effect transistor (PFET) rather than the NFET of FIG. 8. Transistor device 70 comprises an n-type doped channel region 72 and p⁺-doped source/drain regions 74. In other words, the channel region and source/drain regions of transistor device 70 are oppositely doped relative to the channel region and source/drain regions described above with reference to the NFET device 50 of FIG. 8.

The strained crystalline lattice material 40 of the PFET device 70 can consist of appropriately doped silicon, or consist of appropriately doped silicon/germanium. It can be most advantageous if the strained crystalline lattice material 40 comprises appropriately doped silicon/germanium in a PFET construction, in that silicon/germanium can be a more effective carrier of holes with higher mobility than is silicon without germanium.

The transistor devices discussed above (NFET device 50 of FIG. 8, and PFET device 70 of FIG. 10) can be utilized in, for example, CMOS inverter constructions. Exemplary inverter constructions are described with reference to FIGS. 11 and 12.

Referring initially to FIG. 11, an exemplary CMOS inverter construction 100 includes a PFET device 102 stacked over an NFET device 104. The PFET and NFET device share a transistor gate 106. In other words, transistor gate 106 is common to both the PFET device and the NFET device. Although PFET device 102 is shown stacked over NFET device 104 in the exemplary construction, it is to be understood that the invention encompasses other constructions (not shown), in which the NFET device is stacked over the PFET device.

NFET device 104 is formed over a bulk substrate 108. Substrate 108 can comprise, for example, a monocrystalline silicon wafer lightly-doped with a background p-type dopant.

A block 110 of p-type doped semiconductive material extends into substrate 108. Block 110 can comprise, for example, silicon/germanium, with the germanium being present to a concentration of from about 10 atomic % to about 60 atomic %. The silicon/germanium of material 110 can have a relaxed crystalline lattice in particular aspects of the invention. Material 110 can be referred to as a first layer in the description which follows.

A second layer 112 is over first layer 110. Second layer 112 comprises an appropriately-doped semiconductive material, and in particular applications will comprise a strained crystalline lattice. Layer 112 can, for example, comprise doped silicon/germanium having a strained crystalline lattice, with the germanium concentration being from about 10 atomic % to about 60 atomic %.

Layer 110 can be formed by, for example, epitaxial growth over a monocrystalline substrate 108. Layer 112 can be formed utilizing, for example, one or more of the methodologies described previously for forming a strained crystalline lattice material over a material having a relaxed crystalline lattice.

Gate 106 is over layer 112, and separated from layer 112 by a dielectric material 111. The dielectric material can comprise, for example, silicon dioxide.

Gate 106 can comprise any appropriate conductive material, including, for example, conductively-doped semiconductor materials (such as conductively-doped silicon), metals, and metal-containing compositions. In particular aspects, gate 106 will comprise a stack of materials, such as, for example, a stack comprising conductively-doped silicon and appropriate metal-containing compositions.

Source/drain regions 114 extend into layers 112 and 110. The source/drain regions are heavily doped with n-type dopant, and can be formed utilizing an appropriate implant or combination of implants. Such implants can be conducted after formation of gate 106, and accordingly can be utilized to form source/drain regions 114 self-aligned relative to gate 106. In particular aspects, sidewall spacers (not shown) can be formed along sidewalls of gate 106. The sidewall spacers can be analogous to the spacers 60 described above with reference to FIG. 8.

The shown source/drain regions 114 have a bottom periphery indicating that the regions include shallow portions 116 and deeper portions 118. The shallow portions 116 can correspond to, for example, lightly doped diffusion regions. The shape of source/drain regions 114 would typically be accomplished with sidewall spacers. Specifically, a shallow implant would be utilized to form regions 116, then spacers would be provided along sidewalls of gate 106 and subsequently a deep implant would be utilized to form regions 118. The spacers can subsequently be removed to leave the shown structure in which gate 106 has exposed sidewalls, and in which source/drain regions 114 comprise shallow portions and deep portions.

NFET device 104 comprises a p-type doped region beneath gate 106 and between source/drain regions 114. Such p-type doped region corresponds to a channel region 120 extending between source/drain regions 114.

An active region of NFET device 104 can be considered to include source/drain regions 114, and the channel region between the source/drain regions. Such active region can, as shown, include a portion which extends across layer 112, and another portion extending into layer 110. Preferably, the entirety of the active region within portion 110 is contained in a single crystal. Accordingly, the shown layer 110 is preferably monocrystalline or polycrystalline with very large individual crystals. It can be further preferred that the entirety of the active region within layer 112 also be contained within a single crystal, and accordingly it can be preferred that layer 112 also be monocrystalline or polycrystalline with very large individual crystals. Further, layer 112 can be formed by epitaxial growth over layer 110, and accordingly layers 112 and 110 can both be considered to be part of the same crystalline structure. The entirety of the shown active region can thus be contained within only one single crystal that comprises both of layers 110 and 112.

A dielectric material 122 is formed over gate 106. Dielectric material 122 can comprise, for example, silicon dioxide.

A layer 124 is formed over dielectric material 122. Layer 124 can be referred to as a third layer to distinguish layer 124 from first layer 110 and second layer 112. Layer 124 can comprise, for example, a crystalline semiconductive material, such as, for example, crystalline Si/Ge. In particular aspects, layer 124 will be monocrystalline, and will comprise appropriately-doped silicon/germanium. The germanium content can be, for example, from about 10 atomic % to about 60 atomic %. In other aspects, layer 124 can be polycrystalline; and in some aspects layer 124 can be polycrystalline and have individual grains large enough so that an entirety of a portion of an active region of PFET device 102 within layer 124 is within a single grain.

A fourth layer 126 is formed over layer 124. Layer 126 can comprise, consist essentially of, or consist of appropriately-doped semiconductive material, such as, for example, appropriately-doped silicon. In the shown embodiment, layers 124 and 126 are n-type doped (with layer 126 being more lightly doped than layer 124), and layer 124 is incorporated into the PFET device 102.

Heavily-doped p-type source/drain regions 128 extend into layer 104. Source/drain regions 128 can be formed by, for example, an appropriate implant into layer 124. Layer 124 is n-type doped between source/drain regions 128, and comprises a channel region 130 that extends between source/drain regions 128.

A conductive pillar 132 extends from source/drain region 114 to layer 124, and accordingly electrically connects a source/drain region 114 with substrate 124. Electrically conductive material 132 can comprise, for example, n-type doped semiconductive material, as shown. The n-type doped semiconductive material can comprise, consist essentially of, or consist of, for example, conductively-doped silicon.

Pillar 132 can be formed by epitaxial growth of silicon over layer 112, and subsequent out-diffusion of dopant from source/drain region 114 into the pillar. Layer 124 can then be formed over pillar 132 by epitaxial growth of a desired semiconductive material, such as, for example, silicon/germanium. Subsequently, layer 126 can be formed by epitaxial growth of a desired semiconductive material (such as, for example, silicon) over layer 124.

An insulative material 134 is provided over substrate 108, and surrounds the inverter comprising NFET device 104 and PFET device 102. Insulative material 134 can comprise, consist essentially of, or consist of any appropriate insulative material, such as, for example, borophosphosilicate glass (BPSG), and/or silicon dioxide.

In the shown construction, first layer 110 physically contacts substrate 108, and second layer 112 physically contacts first layer 110. Also, pillar 132 physically contacts first layer 112, while third layer 124 physically contacts pillar 132, and fourth layer 126 physically contacts third layer 124.

The inverter construction 100 of FIG. 11 can function as a basic CMOS of the type schematically represented with the diagram of FIG. 1. Specifically, transistor device 102 corresponds to PFET device 6 and transistor device 104 corresponds to NFET device 4 of the schematic illustration. One of the source/drain regions 114 of the NFET device and the body 110 are electrically connected with ground 140 through interconnect 139 (shown in dashed line) and the other source/drain region of the NFET is electrically connected with an output 142 through interconnect 141 (shown in dashed line). Gate 106 is electrically connected with an input 144 through interconnect 143 (shown in dashed line). One of the source/drain regions 128 of PFET device 102 is connected with V_(DD) 146 through interconnect 145 (shown in dashed line), while the other is electrically connected to output 142 through interconnect 141. The n-body of the PFET is also connected to the output interconnect 141.

The difference in dopant concentration between the regions identified as being p+ and p are typically as follows. A p+ region has a dopant concentration of at least about 10²⁰ atoms/cm³, and a p region has a dopant concentration of from about 10¹⁴ to about 10¹⁸ atoms/cm³. It is noted that regions identified as being n and n+ will have dopant concentrations similar to those described above relative to the p and p+ regions respectively, except, of course, the n regions will have an opposite-type conductivity enhancing dopant therein than do the p regions.

The p+ and p− dopant levels are shown in the drawing to illustrate differences in dopant concentration. It is noted that the term “p” is utilized herein to refer to both a dopant type and a relative dopant concentration. To aid in interpretation of this specification and the claims that follow, the term “p” is to be understood as referring only to dopant type, and not to a relative dopant concentration, except when it is explicitly stated that the term “p” refers to a relative dopant concentration. Accordingly, for purposes of interpreting this disclosure and the claims that follow, it is to be understood that the term “p-type doped” refers to a dopant type of a region and not a relative dopant level. Thus, a p-type doped region can be doped to any of the p+ and p dopant levels discussed above. Similarly, an n-type doped region can be doped to any of the n+ and n dopant levels discussed above.

FIG. 12 illustrates the an alternative embodiment inverter relative to that described above with reference to FIG. 11. Specifically, FIG. 12 illustrates an inverter construction 200 comprising a PFET device 202 stacked over an NFET device 204. The PFET and NFET devices share a common gate 206. Gate 206 can comprise a construction identical to that described above with reference to gate 106 of FIG. 11.

Construction 200 comprises a substrate 208 and an insulator layer 210 over the substrate. Substrate 208 and insulator 210 can comprise, for example, the various materials described above with reference to substrate 12 and insulator 14 of FIG. 2. Accordingly, substrate 208 can comprise, for example, one or more of glass, aluminum oxide, silicon dioxide, metal, plastic, and/or a semiconductor material, such as, for example, an appropriately doped monocrystalline silicon wafer. An exemplary monocrystalline silicon wafer is a wafer lightly-doped with p-type dopant. Insulator layer 210 can, for example, comprise, consist essentially of, or consist of silicon dioxide. Insulator layer 210 can physically contact substrate 208, or can be separated from substrate 208 by a chemically passive thermally stable material, such as, for example, silicon nitride.

A first layer 212, second layer 214 and third layer 216 are formed over insulator 210. Layers 212, 214 and 216 can correspond to, for example, identical constructions as layers 16, 26 and 40, respectively, of FIG. 7. Accordingly, layer 212 can comprise a silicon seed layer, layer 214 can comprise silicon/germanium having a relaxed crystalline lattice, and layer 216 can comprise a semiconductor material having a strained crystalline lattice, such as, for example, silicon or silicon/germanium.

Layers 212, 214 and 216 can be formed utilizing the processing methods described above regarding layers 16, 26 and 40 of FIG. 7.

Layers 212, 214 and 216 can be initially doped with a p-type dopant. Subsequently, n-type dopant can be implanted into the layers to form heavily-doped source/drain regions 218. In the shown aspect of the invention, source/drain regions 218 extend through layer 216 and into layer 214, but do not extend into layer 212. It is to be understood that the invention encompasses other embodiments (not shown) wherein the source/drain regions extend into layer 212. Source/drain regions 218 have a shape similar to that of the source/drain regions 114 discussed above with reference to FIG. 11, and can be formed utilizing the processing described with reference to source/drain regions 214.

A channel region 220 extends between source/drain regions 218, and under gate 206. An active region of the NFET device comprises source/drain regions 218 and channel region 220. Such active region includes a portion within layer 216, and another portion within layer 214. Preferably, the portion of the active region within layer 214 is entirely contained within a single crystal of layer 214. Such can be accomplished utilizing a monocrystalline material for layer 214, or alternatively utilizing a polycrystalline material for layer 214 with individual single crystals of the polycrystalline material being large enough to accommodate an entirety of the active region. A portion of the active region within layer 216 is preferably within a single crystal of layer 216. Such can be accomplished by forming layer 216 to be monocrystalline, or by utilizing a polycrystalline material for layer 216 with individual single crystals of the polycrystalline material being large enough to accommodate an entirety of the portion of the active region that is within layer 216.

A dielectric material 222 is formed over layer 216, and is provided between layer 216 and gate 206. Dielectric material 222 can comprise, for example, silicon dioxide.

Sidewall spacers (not shown) can be provided along sidewalls of gate 206 in particular aspects of the invention, in a manner analogous to that described previously with reference to FIG. 11.

A second dielectric material 224 is provided over gate 206. Dielectric material 224 can comprise, for example, silicon dioxide.

A layer 226 of semiconductive material is provided over dielectric material 224, and a layer 228 of semiconductive material is provided over layer 226. Layer 226 can comprise, for example, appropriately-doped silicon/germanium, and layer 228 can comprise, for example, appropriately-doped silicon. Accordingly, layers 226 and 228 comprise constructions identical to those described with reference to layers 124 and 126 of FIG. 11.

A semiconductive material pillar 230 extends from layer 216 to layer 226, and can comprise a construction identical to that described with reference to pillar 132 of FIG. 11. Accordingly, pillar 230 can be epitaxially grown over layer 216. Further, layer 226 can be epitaxially grown over pillar 230, and layer 228 can be epitaxially grown over layer 226.

P-type doped source/drain regions 232 extend into layer 226.

A channel region 234 extends between source/drain regions 232, and above gate 206.

An active region of the PFET device 202 includes source/drain regions 232 and channel region 234. In particular embodiments, such active region is entirely contained within a single crystal of silicon/germanium layer 226. Such can be accomplished by, for example, forming layer 226 to be monocrystalline silicon/germanium.

The inverter of construction 200 can function as a basic CMOS of the type schematically illustrated with reference to FIG. 1. Specifically, transistor device 202 corresponds to PFET device 6 and transistor device 204 corresponds to NFET device 4 of the schematic illustration. One of the source/drain regions 218 of the NFET device is electrically connected with ground 240 through interconnect 239 (shown in dashed line) while the other is electrically connected with an output 242 through interconnect 241 (shown in dashed line). Substrate 214 can also be connected to the ground interconnect 239, as shown. Gate 206 is electrically connected with an input 244 through interconnect 243 (shown in dashed line). One of the PFET source/drain regions 232 is electrically connected with the output interconnect 241, and the other is connected with V_(DD) 246 through interconnect 245 (shown in dashed line). The n-doped body of the PFET is also connected to the output interconnect 241.

The constructions of FIGS. 11 and 12 show the PFET device being on an opposing side of the shared transistor gate from the NFET device, but it is to be understood that other orientations of the PFET device and NFET device relative to a shared gate are possible.

FIG. 13 illustrates generally, by way of example, but not by way of limitation, an embodiment of a computer system 400 according to an aspect of the present invention. Computer system 400 includes a monitor 401 or other communication output device, a keyboard 402 or other communication input device, and a motherboard 404. Motherboard 404 can carry a microprocessor 406 or other data processing unit, and at least one memory device 408. Memory device 408 can comprise various aspects of the invention described above, including, for example, the DRAM unit cell described with reference to FIG. 8. Memory device 408 can comprise an array of memory cells, and such array can be coupled with addressing circuitry for accessing individual memory cells in the array. Further, the memory cell array can be coupled to a read circuit for reading data from the memory cells. The addressing and read circuitry can be utilized for conveying information between memory device 408 and processor 406. Such is illustrated in the block diagram of the motherboard 404 shown in FIG. 14. In such block diagram, the addressing circuitry is illustrated as 410 and the read circuitry is illustrated as 412.

In particular aspects of the invention, memory device 408 can correspond to a memory module. For example, single in-line memory modules (SIMMs) and dual in-line memory modules (DIMMs) may be used in the implementation which utilize the teachings of the present invention. The memory device can be incorporated into any of a variety of designs which provide different methods of reading from and writing to memory cells of the device. One such method is the page mode operation. Page mode operations in a DRAM are defined by the method of accessing a row of a memory cell arrays and randomly accessing different columns of the array. Data stored at the row and column intersection can be read and output while that column is accessed.

An alternate type of device is the extended data output (EDO) memory which allows data stored at a memory array address to be available as output after the addressed column has been closed. This memory can increase some communication speeds by allowing shorter access signals without reducing the time in which memory output data is available on a memory bus. Other alternative types of devices include SDRAM, DDR SDRAM, SLDRAM, VRAM and Direct RDRAM, as well as others such as SRAM or Flash memories.

Inverters of, for example, the type described with reference to FIGS. 11 and 12, can be incorporated into the computer system 400. Specifically, a signal source within the computer system can be arranged to provide a data signal. The inverter can be coupled with the signal source, configured to invert the data signal, and to then output the inverted signal. The inverter can thus be incorporated into logic circuitry associated with the computer system.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents. 

1-19. (canceled)
 20. The inverter construction of claim 22 wherein the electrical interconnect comprises n-type doped semiconductive material which extends from said one of the NFET device source/drain regions to the third layer.
 21. (canceled)
 22. A CMOS inverter construction comprising: a substrate; a first layer over the substrate; the first layer comprising p-type doped Si/Ge and having a relaxed crystalline lattice; a second layer over the first layer: the second layer comprising p-type doped Si/Ge and having a strained crystalline lattice; an NFET device over the second layer and having a transistor gate, the NFET device including n-type doped source/drain regions extending downwardly from adjacent the gate and into the first and second layers a third layer over the transistor gate; the third layer comprising n-type doped Si/Ge; a fourth layer over the third layer; the fourth layer comprising n-type doped silicon; a PFET device over the NFET device and sharing the transistor gate with the NFET device; the PFET device including p-type doped source/drain regions extending upwardly from adjacent the gate and into the third layer; an electrical interconnect which electrically connects the third layer to one of the NFET device source/drain regions; wherein the substrate comprises p-type doped monocrystalline silicon; and wherein the first layer extends into and physically contacts the p-type doped monocrystalline silicon of the substrate.
 23. The inverter construction of claim 22 wherein the second layer physically contacts the first layer. 24-61. (canceled)
 62. The inverter construction of claim 22 wherein the first layer has a portion extending into the p-type doped monocrystalline silicon of the substrate and another portion outward of the p-type doped monocrystalline silicon of the substrate.
 63. The inverter construction of claim 62 wherein the NFET source/drain regions within the first layer are entirely within said other portion.
 64. The inverter construction of claim 62 wherein said other portion has sidewalls, and further comprising insulative material along said sidewalls.
 65. The inverter construction of claim 22 wherein the first layer has laterally outermost edges, and wherein the third layer has laterally outermost edges directly above the laterally outermost edges of the first layer.
 66. The inverter construction of claim 65 wherein the fourth layer has laterally outermost edges directly above the laterally outermost edges of the first layer.
 67. The inverter construction of claim 65 wherein the second layer has laterally outermost edges directly above the laterally outermost edges of the first layer. 